Year –
Type
Research area
sub-areas
sub-areas
sub-areas
sub-areas
sub-areas
sub-areas
sub-areas
Staff member
Clear all

3 publications found

Event Triggered Adaptive Differential Modulation: A New Method for Traffic Reduction in Networked Control Systems

Upeka Premaratne, Saman Halgamuge, Iven Mareels

Journal IEEE Transactions on Automatic Control , vol. 58(7) , pp. 1696 - 1706 · 2013 · Cited by 75

Network Optimization and IntelligenceAutonomous Systems and Intelligent Control

Abstract

Congestion in a networked control system (NCS) has many undesirable effects that can make a control system unstable if severe enough. These include delays and packet drops. Therefore, reducing network traffic, including traffic generated by the NCS itself is a necessity. In event based control (EBC) a control signal is generated when a specific event is triggered such as the control error exceeding a predetermined threshold. When the rate of change of a variable is bounded, event triggering reduces the effective frequency in which control signals have to be generated when compared to a system with periodic sampling. This paper proposes a new method of event triggering called event triggered adaptive differential modulation (ETADM) that combines the bandwidth reduction strategies of event triggering and human speech coding techniques. The proposed method can be applied to nonlinear systems with a …

Line rate parallel packet classification module for NetFPGA platform

Sunanda Gamage, Ajith Pasqual

Conference ICIIS 2013 IEEE 8th International Conference on Industrial and Information Systems , pp. 277-282 · 2013 · Cited by 1

Network Optimization and IntelligenceFPGA and Reconfigurable Computing

Abstract

Multi field packet classification is the enabling function for many novel and emerging network applications. Exponential growth of Internet traffic and classification rule sets demand novel hardware based architectural approaches to packet classification. Even though this is an immensely studied area, packet classification that supports scalability in both line rates and rule sets is scarce. In this paper we present experience gained while implementing a parallel packet classification engine architecture on a popular reconfigurable router platform. The architecture exploits parallelism offered in modern hardware technologies to classify multiple packets simultaneously to increase the throughput. The architecture is also capable of utilizing temporal locality present in internet traffic to increase the throughput. The Architecture was implemented on NetFPGA platform and packet classification was done at full line rate without …