Year –
Type
Research area
sub-areas
sub-areas
sub-areas
sub-areas
sub-areas
sub-areas
sub-areas
Staff member
Clear all

5 publications found

A 4-D sparse FIR hyperfan filter for volumetric refocusing of light fields by hard thresholding

Sanduni U Premaratne, Chamira U. S. Edussooriya, Chamith Wijenayake, Leonard T Bruton, Panajotis Agathoklis

Conference DSP 2018 IEEE 23rd International Conference on Digital Signal Processing (DSP) , pp. 1-5 · 2018 · Cited by 20

Computer VisionDigital Signal Processing

Abstract

A low-complexity 4-D sparse FIR hyperfan filter is proposed for volumetric refocusing of light fields. By exploiting the partial separability of the spectral region of support of a light field, the proposed filter is designed as a cascade of two 4-D hyperfan filters. The sparsity of the filter coefficients is achieved by hard thresholding the nonsparse filter coefficients. The experimental results confirm that the proposed 4-D sparse FIR hyperfan filter provides 72% mean reduction of computational complexity compared to a 4-D nonsparse FIR hyperfan filter withoudeteriorating the fidelity of volumetric refocused light fields. In particular, the mean structure similarity (SSIM) index between the volumetric refocused light fields by the proposed sparse filter and the nonsparse filter is 0.989.

Design and implementation of 5-D IIR depth velocity filters for light field video processing

Chamith Wijenayake, Naduni Damsari Liyanage, Chamira U. S. Edussooriya, H Seatang, Panajotis Agathoklis, Leonard T Bruton

Journal IEEE Transactions on Circuits and Systems II: Express Briefs , vol. 66(7) , pp. 1267-1271 · 2018 · Cited by 16

Computer VisionDigital Signal ProcessingFPGA and Reconfigurable Computing

Abstract

The design and hardware implementation of a low-complexity signal processing algorithm is proposed for real-time depth-velocity filtering in 5-D light field videos (LFVs). The proposed design is based on a stable 5-D infinite impulse response digital filter having three cascaded sections, each synthesized using the concept of multidimensional passive network resonance. A novel semi-systolic hardware implementation is proposed. Each section of the filter is implemented and tested on a Xilinx Virtex-7 FPGA platform using MATLAB-based hardware co-simulation with both synthetic and real LFV signals. A real-time processing throughput of 467 LFV frames/s is implied with each section of the filter operating at 204, 164, and 115 MHz for input LFV frames of size 9 × 9 × 220 × 360.

Low-complexity 4-D IIR filters for multi-depth filtering and occlusion suppression in light fields

Naduni Damsari Liyanage, Chamith Wijenayake, Chamira U. S. Edussooriya, Arjuna Madanayake, Panajotis Agathoklis, Eliathamby Ambikairajah, Leonard T Bruton

Conference ISCAS 2018 IEEE International Symposium on Circuits and Systems (ISCAS) , pp. 1-5 · 2018 · Cited by 15

Computer VisionDigital Signal Processing

Abstract

Light field signal processing allows manipulation of a rich set of information captured from a scene to achieve real-time depth filtering and occlusion suppression. Low-complexity four-dimensional infinite impulse response digital filters for simultaneous depth filtering and occlusion suppression over multiple depths in light fields are proposed. A low-complexity two-dimensional separable approach is employed to design the proposed filters having multiple frequency-planar pass-bands/stopbands in the four-dimensional spatial frequency domain, that can be electronically tuned to enhance/reject planar objects at multiple depths in a light field. Filter synthesis details are provided with specific design examples corresponding to 2-passband and 1-stopband cases. Numerically generated and Lytro camera captured light fields are used to verify the effectiveness of the proposed multi-depth-pass and multi-depth-reject …

A 3-D sparse FIR frustum filter for enhancing broadband plane waves

Ravi Tharaka Wijesekara, Chamira U. S. Edussooriya, Leonard T Bruton, Panajotis Agathoklis

Journal IEEE Transactions on Circuits and Systems II: Express Briefs , vol. 66(3) , pp. 497-501 · 2018 · Cited by 10

Digital Signal ProcessingArray and Radar Signal Processing

Abstract

A 3-D finite-extent impulse response (FIR) frustum filter having sparse coefficients is proposed for enhancing broadband plane waves (PWs) received by uniform aperture arrays. Motivated by the design technique of 1-D interpolated FIR filters, the proposed filter is realized by cascading a spatially-upsampled 3-D FIR prototype filter having a frustum-shaped passband and a 3-D FIR masking filter having a parallelepiped passband. Sparsity of the filter coefficients is achieved through the spatial upsampling of the coefficients of the prototype filter and by hard-thresholding the coefficients of both prototype and masking filters. The proposed 3-D FIR frustum filter saves 39.5% multiplications and 66.6% additions compared to the state-of-the-art 3-D FIR frustum filters without degrading the performance in enhancing broadband PWs.

Real-time 2-D FIR trapezoidal digital filters for 2.4 GHz aperture receiver applications

Viduneth Ariyarathna, Vítor A Coutinho, Sravan Kumar Pulipati, Arjuna Madanayake, Ravi Tharaka Wijesekara, Chamira U. S. Edussooriya, Leonard T Bruton, Thushara K Gunaratne, Renato J Cintra

Conference MERCon 2018 Moratuwa Engineering Research Conference (MERCon) , pp. 350-355 · 2018 · Cited by 10

Digital Signal ProcessingArray and Radar Signal ProcessingFPGA and Reconfigurable Computing

Abstract

This paper presents the implementation of a two-dimensional (2-D) finite-impulse-response (FIR) trapezoidal filter based beamforming array receiver. A 2.4 GHz 16-element receive-mode IQ array is designed and used for physically measuring the beam patterns corresponding to 2-D FIR trapezoidal filters. The 16-element beamformer is implemented using the reconfigurable open architecture computing hardware version-2 (ROACH-2) field programmable gate array (FPGA) platform to perform analog to digital conversion and digital signal processing. The 2-D FIR trapezoidal filter is designed as a 16-spatial input 32-tap filter and is implemented targeting the ROACH-2’s Xilinx Virtex 6 (sx475t) FPGA chip as a filter-and-sum architecture. The receiver array is precisely rotated (keeping the transmitter fixed) to digitally measure the received energy by integrating the instantaneous power of the output of the 2-D FIR …